

## 参考文献

[Acosta 86] R. D. Acosta et al., "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors," IEEE Trans. Comput., Vol.C-35, No.9, pp.815-828, Sep. 1986.

[Agewala 87] T. Agewala and J. Cocke, "High performance reduced instruction set processors," IBM Tech. Rep., Mar. 1987.

[Amdahl 64] G.M.Amdahl,G.A.Blaauw,and F.P.Brooks Jr.,"Architecture of the IBM System/360",IBM J. Res. Develop., Vol.8, No.2 Apr. 1964.

[Charlesworth 81] A. E. Charlesworth, "An approach to scientific array processing: The architectural design of the AP-120B/FPS-164 family," Computer, vol.14, No.9, pp.18-27, Sep. 1981.

[Colwell 88] R.P.Colwell, R.P.Nix, J.J.O'Donnel, D.B.Papworth, and P.K.Rodman: "A VLIW architecture for a trace scheduling compiler", IEEE Trans. Comput., vol.C-37, No.8, pp.967-979, Aug. 1988.

[Ellis 86] J. R. Ellis, "Bulldog: A compiler for VLIW architectures," The MIT Press, 1986.

[Fisher 83] J. A. Fisher, "Very long instruction word architectures and the ELI-512," Proc. 10th Annual International Symposium on Computer Architecture, pp. 140-150, Jun. 1983.

[Fisher 84] J. A. Fisher, "The VLIW Machine:A Multiprocessor for Compiling Scientific Code," Computer, Vol.17, No.7, pp.45-56, Jul. 1984

[Flynn 66] M.J.Flynn,"Very High-Speed Computing Systems",Proceedings of IEEE, Vol.54, pp.1901-1909, 1966.

[Fujimoto 85] 藤本 彰 : " レイトレーシングの高速化技法について ", PIXEL, No.37, pp.16-26, Oct. 1985.

[Fujimoto 86] A.Fujimoto, T.Tanaka, and K.Iwata, "ARTS: Accelerated Ray-Tracing System", IEEE CG&A, pp.16-26, Apr. 1986

[Glassner 84] A.S.Glassner, "Space Subdivision for Fast Ray tracing", IEEE CG&A, Vol.4, No.10, pp.15-22, Oct. 1984

[Gross 83] T. Gross and J. Gill, "A short guide to MIPS assembly instructions," Technical Note No.83-236, Computer Systems Laboratory, Stanford University, Nov. 1983.

[Gross 88] T. Gross et al., "Measurement and Evaluation of the MIPS Architecture and Processor," ACM Transactions on Computer Systems, Vol.6, No.3, pp.229-257, Aug. 1988.

[Hayes 88] J.P.Hayes, Computer Architecture and Organization, McGraw-Hill, 1988.

[Hennessy 81] J.L.Hennessy et al,"MIPS:A VLSI processor architecture,"Technical Report No.223, Computer Systems Laboratory, Stanford University, Nov. 1981.

[Hennessy 84] J. L. Hennessy, "VLSI Processor Architecture," IEEE Trans. Comput., pp.1221-1246, Dec. 1984.

[Hennessy 91] J.L.Hennessy and N.P.Jouppi,"Computer technology and architecture: An evolving interaction," IEEE Computer, vol.24, No.9, pp18-29, Sep. 1991.

[Hennesy 81] J. L. Hennesy et al., "MIPS:A VLSI processor architecture," Technical Report No.223, Computer Systems Laboratory, Stanford University, Nov. 1981.

[Hironaka 94] 弘中 他： "ハイパースカラ・プロセッサ・アーキテクチャ - プロトタイプ的设计および性能評価 - ", 並列処理シンポジウムJSPP'94, pp.9-16, May 1994.

[Hirota 87] 広田 他： "部分更新レイトレーシング", 情報処理学会研究報告 ,87-CAD-27-5, Vol.87, No.46, Jul. 1987.

[Horiguchi 93] Susumu Horiguchi, Masayuki Katahira and Takeo Nakada, "Parallel Processing of Incremental Ray Tracing on a Multiprocessor Workstation," The Visual Computer, pp.371-380, Sep. 1993.

[Hwang 85] K.Hwang, "Multiprocessor Supercomputers for scientific/engineering applications," IEEE Computer, vol.18, NO.6, pp.57-73, Jun. 1985.

[Imori 93] 位守 他： " スライドウインドウ方式による疑似ベクトルプロセッサ ", 情報処理, Vol.34, No.12, pp.2612-2623, Dec. 1993.

[Inaba 95] 稲葉勉、沈紅、片平昌幸、小林広明、中村維男、" パイプライン型アーキテクチャにおけるOR並列型Prolog実行の一検討 ", 情報処理学会研究報告,95-SYM-77-2, Vol.95, No.2, pp.9-16, Jan. 1995.

[Ishihata 87] 石畑他： " セルラ・アレイ・プロセッサCAPによるCGシステム (前)", PIXEL, No.60, pp.113-116, Sep.1987.

[Iwashita 94] Hidetoshi Iwashita et al., "VPP Fortran and Parallel Programming on the VPP500 Supercomputer," Proceedings of the 1994 International Symposium on Parallel Architectures, Algorithms and Networks(ISPAN'94), pp.165-172, Dec. 1994.

[Jippo 87] A.Jippo, H.Izumisawa, H.Matsumoto, T.Furui and Y.Izutani:"The supercomputer SX system: hardware", Proc. of the second international conference on supercomputing vol.1, pp.57-64, 1987.

[Johnson 91] M.Johnson,Superscalar Microprocessor Design,Prentice-Hall,1991.

[Jouppi 89] N. P. Jouppi, "The nonuniform distribution of instruction-level and machine parallelism and its effect on performance," IEEE Trans. Comput., vol.38, No.12, pp.1645-1658, Dec. 1989.

[Kainaga 93] 海永 他： " 漸化式のスーパースカラ向け高速化 ", 情報処理, Vol.34, No.12, pp.2592-2598, Dec. 1993.

[Kane 88] G.Kane, MIPS RISC Architecture, Prentice-Hall, 1988.

[Karaki 84] 唐木幸比古： " スーパーコンピュータの使い勝手 ", bit, Vol.16, No.5, pp.20-26, May 1984.

[Katahira 88] 片平昌幸、堀口進、木村正行、'動画生成のための高速並列光線追跡法'、第4回NICOGRAPH論文コンテスト論文集、pp.166-175,1988.

[Katahira 90a] 片平昌幸、堀口進、木村正行、中田武男、" マルチプロセッサワークステーションでの部分更新光線追跡法 "、平成2年度後期情報処理学会全国大会、講演番号2J-8,1990.

[Katahira 90b] 片平昌幸、堀口進、木村正行、" 部分更新光線追跡法における使用記憶容量の低減化方法 "、電子情報通信学会誌(D-II)、Vol.J73-D-II,No.12,pp.2089-2092, Dec. 1990.

[Katahira 92] 片平昌幸、中村維男、"ジェットパイプラインを用いた次世代スーパー

コンピュータ ”、日本機械学会第5回計算力学講演会、講演番号429,1992.

[Katahira 94a] Masayuki Katahira, Hong Shen, Hiroaki Kobayashi and Tadao Nakamura, "Jetpipeline: A Hybrid Architecture for Instruction-Level Parallelism," Proceedings of the High Performance Computing Conference '94 (HPCC'94), pp.317-323, Sep. 1994.

[Katahira 94b] Masayuki Katahira, Takehito Sasaki, Hong Shen, Hiroaki Kobayashi and Tadao Nakamura, "Software Pipelining for Jetpipeline Architecture," Proceedings of the International Symposium on Parallel Architectures, Algorithms, and Networks (ISPAN'94), pp.127-134, IEEE Computer Society Press, Dec. 1994.

[Kobayashi 87] Hiroaki Kobayashi, Tadao Nakamura and Yoshiharu Shigei, "Parallel Processing of an Object Space for Image Synthesis Using Ray Tracing," The Visual Computer, No.3, pp.13-22, 1987.

[Kobayashi 88] Hiroaki Kobayashi, Satoshi Nishimura, Hideyuki Kubota, Tadao Nakamura and Yoshiharu Shigei, "Load Balancing Strategies for a Parallel Ray-Tracing System Based on Constant Subdivision," The Visual Computer, No.4, pp.197-209, 1988.

[Kobayashi 94] Hiroaki Kobayashi, Hitoshi Yamauchi, Yuichiro Toh and Tadao Nakamura, "(M )<sup>2</sup>: A Hierarchical Parallel Processing System for a Global Illumination Model," Proceedings of the 1994 International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN'94), pp.157-164, Dec. 1994.

[Lam 88] M. Lam, "Software pipelining: An effective scheduling technique for VLIW machines," SIGPLAN Notice, Vol. 23, No. 7, pp.318-328, 1988.

[McMahon 88] F. H. McMahon, "The Livermore Fortran Kernels test of the numerical performance range," in Performance evaluation of supercomputers, J. L. Martin ed., North

Holland, Amsterdam, pp.143-186, 1988.

[Milutinovic 91] V. M. Milutinovic et al., "Pipeline Design Tradeoffs in a 32-bit Gallium Arsenide Microprocessor," IEEE Trans. on Comput., Vol.40, No.11, Nov. 1991.

[Mitchell 88] C. L. Mitchel, M. J. Flynn, "A Workbench for Computer Architects," IEEE Design & Test of Computers, pp.19-29, Feb. 1988.

[Motorola 91] "MC88110 Second generation RISC microprocessor user's manual", Motorola Inc., 1991.

[Murakami 86] 村上他： "レイトレーシングにおけるフレーム間コヒーレンス方式", 情報処理学会第33回(昭和61年度後期)全国大会, 4Q-6.

[Murakami 87a] 村上他： "セルラ・アレイ・プロセッサCAPによるCGシステム(中)", PIXEL, No.61, pp.140-144, Oct.1987.

[Murakami 87b] 村上他： "セルラ・アレイ・プロセッサCAPによるCGシステム(後)", PIXEL, No.62, pp.136-138, Nov.1987.

[Nagashima 92] 長島重夫,田中義一,スーパーコンピュータ,オーム社,1992.

[Nishimura 85] 西村他： "コンピュータグラフィックスシステムLINKS-1における並列処理の性能評価", 電子通信学会論文誌, Vol.J68-D, No.4, pp.733-740, Apr. 1985

[Ohnuki 91] 大貫徹,RISCプロセッサ入門,CQ出版社,1991.

[Patterson 82] D. A. Patterson and C. H. Sèquin, "A VLSI RISC," Computer, pp.8-22, Sep. 1982.

[Patterson 85] D. A. Patterson, "Reduced Instruction set computers," Comm. ACM, pp.8-21, Jan. 1985.

[Patterson and Hennessy 90] D.A.Patterson and J.L.Hennessy, Computer Architecture: A quantitative approach, Morgan Kaufmann Publishers, 1990.

[Radin 83] G.Radin, "The 801 Minicomputer," IBM Journal of Research and Development, pp.237-246, May 1983.

[Saitoh 94] 齊藤光男,井上淳 : " RISC系の細粒度並列マシン ",情報処理, Vol.35, No.10, pp.940-951, Oct. 1994.

[Sasaki 94] 佐々木毅人,片平昌幸,小林広明,中村維男 : " ジェットパイプラインのための命令スケジューリングに関する一検討 ",1994年電子情報通信学会秋季大会,講演番号D-78,1994.

[Seya 93] 瀬谷健二 : "Pentiumアーキテクチャの徹底理解 ",インターフェース11月号別冊付録,Vol.19, No.11, pp.4-34, Nov. 1993.

[Shen 94] Hong Shen, Hiroyuku Kitajima, Hiroaki Kobayashi and Tadao Nakamura,"A Hierarchical Parallel Reduction System for the Functional Language FL," Proceedings of the High Performance Computing Conference '94(HPCC'94),pp.270-279, Sep. 1994.

[Shimizu 91] S.Shimizu, N.Oba, T.Nakada, M.Ohara and A.Moriwaki, "Design choices for the TOP-1 multiprocessor workstation," IBM Journal of Research and Development, Vol.35, No. 5/6, Sept./Nov. 1991.

[SPARC 92] SPARC International, The SPARC Architecture Manual Version 8, Prentice-Hall, 1992.

[Stone 91] H.S.Stone and J.Cocke, "Computer Architecture in the 1990s," Computer, vol.24, No.9, pp.30-38, Sep. 1991.

[Suzuki 88] 鈴木他： " 高速並列処理ワークステーション ( T O P - 1 ) ", 情報処理学会第 3 7 回 ( 昭和 6 3 年度後期 ) 全国大会講演論文集, pp.171-183, 1988.

[Suzuki 93] 鈴木則久,清水茂則,山内長承,共有記憶型並列システムの実際,コロナ社, 1993.

[Tabak 90] D. Tabak, "RISC System," Research Studies Press Ltd., 1990.

[Tomasulo 67] R. M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM Journal, Vol.11, pp.25-33, Jan. 1967.

[Tomita 86] 富田眞治,並列計算機構成論,昭晃堂,1986.

[Uchida 92] 内田啓一郎: "スーパーコンピュータのハードウェア ",電子情報通信学会誌, Vol.75, No.2, pp.114-119, Feb. 1992.

[Watanabe 94] A.Watanabe et.al., " ベクトルレジスタ内蔵のSPARCチップ ",日経エレクトロニクス, No.613, pp.95-103, Jul. 1994.

[Weicker 90] R. P. Weicker, "An Overview of Common Benchmarks," Computer, Vol.23, No.12, pp.65-75, Dec. 1990.

[Whitted 80] T. Whitted, "An Improved Illumination Model for Shaded Display," Comm.ACM, Vol.23, No.6, pp.343-349, Jun. 1980.

[Yasumura 85] 安村通晃： " スーパーコンピュータとそのコンパイラ ", bit, Vol. 17,

No.7, pp.19-30, Jul. 1985.

[Yoshida 85] 吉田他： ” グラフィックス計算機 S I G H T の基本構成 ” ,情報処理学会研究報告 , Vol.85-CA-60, No.60-5, Dec. 1985.